Lead and own the physical design flow from RTL - GDSII for complex sub-systems consisting of several blocks.
Drive floorplanning, power planning, placement, clock tree synthesis (CTS), routing and signoff (timing, IR, EM, DRC/LVS)
Handle sub-system level PD and provide necessary feedback to full-chip owner.
Coordinate with block-level PD owners and ensure seamless integration at sub-system level.
Analyze and optimize PPA (Power, Performance, Area) to meet design targets.
Collaborate with RTL, STA, power DFT and verification for design convergence.
Lead ECO cycles for timing, congestion and physical signoff closure.
Review and debug physical verification and timing issues.
Manage schedules, resources and risk tracking for PD deliverables.
Prepare and present project status, risk and mitigation plans to management and customer.
Mentor and guide junior engineers in the team.