Performs physical design implementation of custom IP and SoC designs from RTL to GDS to create a design database that is ready for manufacturing.
Conducts all aspects of the physical design flow including synthesis, place and route, clock tree synthesis, floor planning, static timing analysis, power/clock distribution, reliability, and power and noise analysis.
Conducts verification and signoff including formal equivalence verification, static timing analysis, reliability verification, static and dynamic power integrity, layout verification, electrical rule checking, and structural design checking.
Analyzes results and makes recommendations to fix violations for current and future product architecture.
Possesses expertise in various aspects of structural and physical design, including physical clock design, timing closure, coverage analysis, multiple power domain analysis, placing, routing, synthesis, and DFT using industry standard EDA tools.
Optimizes design to improve product-level parameters such as power, frequency, and area. Participates in the development and improvement of physical design methodologies and flow automation.
Qualifications:
Education Requirements: Bachelor's degree in computer engineering, electronic Engineering or related field.
Minimum Qualifications
3+ years of relevant experience in the following areas:
Have multiple tape-out experience in deep submicron process nodes
in depth, extensive knowledge and hands-on experience in physical design flow and relevant EDA tools
in depth, extensive knowledge and hands-on experience in physical design signoff flow, such as STA flow, LEC flow, ERC flow and DRC flow.
Hands-on expertise with scripting languages such as Perl, TCL, Python and knowledge of hardware description languages of VHDL and Verilog.
Experience of mentoring junior team members and charting their development for success.
Possess strong initiative, analytical/problem solving skills, team working skills, ability to multitask and be able to work within a diverse team environment.
Preferred Requirements:
Bachelor or master's degree in computer engineering, Electronic Engineering or related field.
3+ years of experience in the following areas:
Physical design involving multiple clock domains and clock, power management.
Low power design, tools and methodologies. Power intent UPF specifications.
Job Type:
Regular
Shift:
Shift 1 (Malaysia)
Primary Location:
Penang 15, Penang, Malaysia
Additional Locations:
Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Semua Iklan Pekerjaan adalah tertakluk kepada Terms of Service GrabJobs. Kami membenarkan pengguna membenderakan siaran yang mungkin melanggar syarat tersebut. Iklan Pekerjaan juga mungkin dibenderakan oleh pasukan penyederhana GrabJobs. Walau bagaimanapun, tiada sistem penyederhanaan yang sempurna dan membenderakan siaran tidak memastikan bahawa ia akan dialih keluar.
Jadilah orang yang pertama menerima Others Full-Time Jobs terkini di Malaysia.
Sediakan makluman pekerjaan:
Dengan mengaktifkan makluman kerja, saya bersetuju menerima GrabJobs Terms & Privacy Policy. Saya boleh berhenti melanggan makluman kerja pada bila-bila masa.
Langkau
Anda mencapai bilangan maksimum makluman kerja anda.
GrabJobs ialah portal pekerjaan no1 di Malaysia, menghubungkan anda dengan beribu-ribu pekerjaan dengan pantas!
Cari kerja terbaik di Malaysia, mohon dalam 1 klik dan dapatkan pekerjaan hari ini!