Q

Principal RTL Design Engineer - QGOV

icon building Company : Qualcomm
icon briefcase Job Type : Full Time

Number of Applicants

 : 

000+

Click to reveal the number of candidates who applied for this job.
icon loader
Apply Now
icon loader Apply Now

Let AI Supercharge Your Job Hunt!

JobCopilot scans 500,000+ company career sites daily to find jobs for you

Never miss an opportunity Save hours by auto-filling applications forms Land more interviews with tailored applications
happy man
thunder iconActivate JobCopilot

Job Description - Principal RTL Design Engineer - QGOV

## \nCompany:\n\nQualcomm Technologies, Inc.\n\n## Job Area:\n\nEngineering Group, Engineering Group \u003e ASICS Engineering\n\nGeneral Summary:\n\nRole: \n\nAs a Design Engineer, you\u2019ll play a critical role in shaping cutting-edge digital designs. Your responsibilities will include:\n\n * Micro-Architecture: Designing micro-architecture for both simple and complex digital, interface blocks.\n * RTL Development: Developing RTL (Register Transfer Level) code using industry best practices. This includes handling multi-clock designs, high-frequency requirements, low power, and low latency considerations while ensuring high performance.\n * Debugging and Post-Silicon Bring-Up: Troubleshooting and debugging issues during the development process and supporting post-silicon bring-up activities.\n * Documentation: Creating comprehensive design documentation to ensure clarity and maintainability.\n * Design Optimization: Optimizing designs for key metrics such as area, power, and performance.\n * Cross-Functional Collaboration: Collaborating with cross-functional teams, including DFT (Design for Testability), Implementation, Verification, Emulation, and Firmware teams.\n\n\n\n**Must be in San Diego full time, 5 days a week\n\nApplicants selected will be subject to a government security investigation and must meet eligibility requirements for access to classified information. \n\n\n** Must be a U.S. citizen and eligible to receive a U.S. Government security clearance **\n\nIdeal candidate will have:\n\n * 10+ years of work experience with RTL/FPGA design (Verilog, System verilog), embedded system architecture and Verification \n * Bachelor\u0027s degree in computer science, Electrical/Electronics Engineering, Engineering, or related field and 10+ years of Hardware Engineering or related work experience. \nOR \nMaster\u0027s degree in computer science, Electrical/Electronics Engineering, Engineering, or related field and 10+ year of Hardware Engineering or related work experience. \nOR \nPhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field.\n\n\n\nPreferred Qualifications:\n\n * Positive Attitude: Bring a fun-loving attitude and a passion for inclusively solving problems.\n * Experience: 10+ years of ASIC design experience\n * RTL Expertise: System Verilog Design, Linting, CDC, Synthesis (FPGA and ASIC) \n * Testing: Building the test suites for design validation \n * Emulation: understanding of Emulation and prototyping flows for the design and validation in Lab is a big Plus. \n * Complex Digital Logic Design: Experience with designing complex digital logic blocks and sub systems (CPU, GPU, DSP, Always on Systems, Digital interfaces (PCIe, UART, I2c, DDRx, SPI, USB).\n * ISA Familiarity: Knowledge of ISAs (Instruction Set Architectures) such as ARM THUMB or RISC-V.\n * Processor/Microcontroller System Design: Understanding of processor or microcontroller system design.\n * Multi-Power Domain and Multi-Clock Domain Designs: Experience with designs spanning multiple power domains and clock domains.\n * Scripting/Automation Languages: Proficiency in scripting or automation languages like Python or Perl.\n * Industry Standard Digital Tools: Familiarity with state-of-the-art industry-standard digital design tools.\n * Challenges of Lower Node Technologies: Awareness of challenges faced when working with lower node technologies.\n\n\n\nIf you\u2019re excited about pushing the boundaries of digital design and collaborating with diverse teams, we encourage you to apply!\n\nMinimum Qualifications:\n\n\u2022 Bachelor\u0027s degree in Science, Engineering, or related field and 8+ years of ASIC design, verification, validation, integration, or related work experience. \nOR \nMaster\u0027s degree in Science, Engineering, or related field and 7+ years of ASIC design, verification, validation, integration, or related work experience. \nOR \nPhD in Science, Engineering, or related field and 6+ years of ASIC design, verification, validation, integration, or related work experience.\n\nQualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail [email protected] or call Qualcomm\u0027s toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).\n\nTo all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.\n\nEEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.\n\nQualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.\n\nPay range and Other Compensation \u0026 Benefits: \n\n$192,000.00 - $288,000.00\n\nThe above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer \u2013 and you can review more details about our US benefits at this link.\n\nIf you would like more information about this role, please contact Qualcomm Careers.\n
Original job Principal RTL Design Engineer - QGOV posted on GrabJobs ©. To flag any issues with this job please use the Report Job button on GrabJobs.
Apply Now
Share Job
Share Job

Auto-Apply to RTL Design Engineer Jobs with your AI JobCopilot

thunder icon Auto-Apply with AI

Similar RTL Design Engineer Jobs in the US

GrabJobs is the no1 job portal in the US, connecting you to thousands of jobs fast! Find the best jobs in the US, apply in 1 click and get a job today!

Mobile Apps

Copyright © 2026 Grabjobs Pte.Ltd. All Rights Reserved.