Senior/Staff ASIC or FPGA Digital Design Engineer

icon briefcase Job Type : Full Time

Number of Applicants

 : 

000+

Click to reveal the number of candidates who applied for this job.

Job Description - Senior/Staff ASIC or FPGA Digital Design Engineer

At Synopsys, we’re at the heart of the innovations that change the way we live and work. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design (SoC). If you share our passion for innovation, we want to meet you.

Our Silicon IP business is all about integrating more capabilities into an SoC—faster. We offer the world’s broadest portfolio of silicon IP—predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabilities, meet unique performance, power, and size requirements of their target applications. And get differentiated products to market quickly with reduced risk.


Staff/Senior Digital Design Engineer

Key Qualifications
  • 5+ years of relevant digital design experience in the industry
  • Scripting experience in Shell, Perl, Python or TCL is a plus.
  • Good theoretical and practical understanding of digital signal processing and data recovery circuits.
  • Excellent analytical skills to resolve challenges in creative ways and exercise unaided judgment in selecting methods and techniques to obtain solutions.
  • Good communication skills for interacting with different design groups (example analog, P&R…) and customers.
  • Must be self-motivated, proactive, and able to balance good design quality while meeting tight deadlines.
  • Must exhibit ability to produce good results as an individual and team contributor.
Required Experience
  • RTL coding, modeling of analog blocks, and/or writing complex system-level tests in Verilog or System Verilog
  • Defining Clock/Reset domain crossing design constraints and evaluating violations using CDC/RDC tools.
  • Defining synthesis design constraints and resolving STA issues as well as gate-level simulation failures.
  • Enhancing and maintaining existing SERDES PHY IPs supporting many protocols.
  • Interacting with Application Engineers and/or customers to resolve complex technical issues
Unique opportunities presented with this position
  • To grow and manage design of product end-to-end.
  • Cross-functional learning and interaction with senior internal and external experts across domains
  • Have an impact on the new product architectures, quality and development strategies
  • Customer-facing role working in close collaboration with pre and post-sales team
  • Develop systematic ways to address new problems, think outside of the box

Synopsys Canada ULC values the diversity of our workforce. We are committed to provide access & opportunity to individuals with disabilities and will provide reasonable accommodation to individuals throughout the recruitment and employment process. Should you require an accommodation, please contact [email protected].

#J-18808-Ljbffr
Original job Senior/Staff ASIC or FPGA Digital Design Engineer posted on GrabJobs ©. To flag any issues with this job please use the Report Job button on GrabJobs.
icon no cv required No CV Required icon fast interview Fast Interview via Chat

Share this job with your friends

icon get direction How to get there?

icon geo-alt Markham, On

icon get direction How to get there?
View similar Others jobs below

Similar Jobs in Canada

GrabJobs is the no1 job portal in Canada, connecting you to thousands of jobs fast! Find the best jobs in Canada, apply in 1 click and get a job today!

Mobile Apps

Copyright © 2024 Grabjobs Pte.Ltd. All Rights Reserved.