Logo-of-Quantum-Solution-hiring-for-jobs-in-India-on-GrabJobs

Design Verification Engineer ( pipeline experience)

icon briefcase Job Type : Full Time

Number of Applicants

 : 

000+

Click to reveal the number of candidates who applied for this job.
icon loader
Apply Now
icon loader Apply Now

Let AI Supercharge Your Job Hunt!

JobCopilot scans 500,000+ company career sites daily to find jobs for you

Never miss an opportunity Save hours by auto-filling applications forms Land more interviews with tailored applications
happy man
thunder iconActivate JobCopilot

Job Description - Design Verification Engineer ( pipeline experience)

Company Description

The VISC™ architecture offers 2-3 times instructions per cycle (IPC) speedup, with up to 4 times performance per watt over today's leading-edge CPUs. The VISC architecture is based on virtual cores that permit one processor thread to operate concurrently on multiple processor cores, overcoming many single-core frequency and power-scaling issues, and multicore programming challenges. VISC also includes a virtual software layer that makes it portable to all CPU ISAs and ecosystems.

"Delivering the first VISC processor and SoCs is a major achievement for our pioneering microprocessor architecture," stated Soft Machines Co-founder, Vice Chairman and CEO Mahesh Lingareddy. "We have received several proposals and are working with customers to define Shasta VISC designs for multiple ISAs, virtual core configurations and SoC features to be delivered in 2016."

"The Shasta VISC processor is designed to deliver server-class performance within mobile power envelopes," said Soft Machines Co-founder, President and CTO Mohammad Abdallah. "Shasta can be configured for dual or quad 64-bit virtual cores, providing a step-function in performance per watt on platforms ranging from smartphones and tablets to laptops and servers."

Job Description

  • Responsible for pre-silicon RTL verification of a complex low power, high performance design that includes digital and analog cores.
  • Some of the responsibilities include but not limited to testbench/testplans development, block level verification, full-chip verification, coverage driven verification, system & architectural compatibility verification and assertions driven verification. 
  •  You will also be responsible for mentoring and training junior Engineers.

 

 

Qualifications

* 1+ year of industrial experience in pre-silicon verification

* Hands on experience with System Verilog, NTB/VERA, SPECMAN, C/C++ and Perl

* Experience with core CPU design

* Assembly language test writing/debug is a plus, as is familiarity with UVM/OVM

 

Additional Information

Soft Machines – India

SMSilicon India Private Limited

Kapil Towers, Financial District,

Gachibowli, Hyderabad, India 500032

Original job Design Verification Engineer ( pipeline experience) posted on GrabJobs ©. To flag any issues with this job please use the Report Job button on GrabJobs.
Apply Now
Share Job
Share Job

About the Company

Quantum Solution

The VISC™ architecture offers 2-3 times instructions per cycle (IPC) speedup, with up to 4 times performance per watt over today's leading-edge CPUs. The VISC architecture is based on virtual cores that permit one processor thread to operate concurrently on multiple processor cores, overcoming many...

Read more about the company

Auto-Apply to Design Verification Engineer Jobs with your AI JobCopilot

thunder icon Auto-Apply with AI

Similar Design Verification Engineer Jobs in India

GrabJobs is the no1 job portal in India, connecting you to thousands of jobs fast! Find the best jobs in India, apply in 1 click and get a job today!

Mobile Apps

Copyright © 2026 Grabjobs Pte.Ltd. All Rights Reserved.