Logo-of-Celero-Communications-Inc-hiring-for-jobs-in-US-on-GrabJobs

ASIC Design Engineer - Staff

salary Salary :

$150,000 - 250,000 yearly

Job Description - ASIC Design Engineer - Staff

About the Role:


Celero Communication Inc. is an exciting and fast-growing start-up in the semiconductor industry, pushing boundaries with innovative technologies that power the world’s most advanced AI and data center infrastructure. 


Celero is seeking skilled and motivated ASIC Design Engineers to join our team and contribute to the development of optical transceivers for next-generation optical modems. The ideal candidate will play a crucial role in designing and developing ASICs for cutting-edge technologies.


Locations Available: Irvine, CA HQ, San Jose, CA, Austin, TX, Ottawa Ontario, CN, & Vancouver


Key Responsibilities:



  • Design and implement digital circuits using HDL (Verilog/ System Verilog).

  • Perform synthesis, timing analysis, Lint, formal equivalence, Clock Domain Crossing (CDC) analysis

  • Optimize designs for performance, power, and area (PPA) requirements.

  • Perform RTL simulation and verification to ensure design functionality.

  • Participate in design reviews and provide technical guidance to team members.

  • Collaborate with cross-functional teams on system integration and validation.


Qualifications:



  • Bachelor’s or higher degree in Electrical Engineering, Computer Engineering, or a related field.

  • 3+ years of experience in digital design and verification.

  • Proficiency in HDLs such as Verilog, or System Verilog.

  • Strong understanding of digital design principles and methodologies.

  • Familiarity with ASIC design flow, and experience with ASIC design tools.

  • Knowledge of low-power design techniques.

  • Familiarity with verification methodologies (e.g., UVM, formal verification).

  • Excellent problem-solving, strong communication and teamwork skills.


Preferred Skills



  • Strong knowledge of Digital Signal Processing (DSP), Digital Communication, and Forward Error Correction (FEC) techniques.

  • Experience with scripting languages (e.g., Python, Tcl).

  • Understanding of Optical Communication Standards is a plus.

  • Ability to multitask and adapt to a fast-paced, dynamic environment.


Salary Range


$150,000 - $250,000 Base Annually 
The final offer will be determined based on job-related skills, experience, qualifications, and location.


 

Original job ASIC Design Engineer - Staff posted on GrabJobs ©. To flag any issues with this job please use the Report Job button on GrabJobs.
Share Job
Share Job

Similar ASIC Design Engineer Jobs in the US

GrabJobs is the no1 job portal in the US, connecting you to thousands of jobs fast! Find the best jobs in the US, apply in 1 click and get a job today!

Mobile Apps

Copyright © 2026 Grabjobs Pte.Ltd. All Rights Reserved.