S

Digital Verification Engineer I

salary Salary :

$84,000 - 156,000 yearly

icon briefcase Job Type : Full Time

Number of Applicants

 : 

000+

Click to reveal the number of candidates who applied for this job.
icon loader
Apply Now
icon loader Apply Now

Let AI Supercharge Your Job Hunt!

JobCopilot scans 500,000+ company career sites daily to find jobs for you

Never miss an opportunity Save hours by auto-filling applications forms Land more interviews with tailored applications
happy man
thunder iconActivate JobCopilot

Job Description - Digital Verification Engineer I

Silicon Labs (NASDAQ: SLAB) is the leading innovator in low-power wireless connectivity, building embedded technology that connects devices and improves lives. Merging cutting-edge technology into the world’s most highly integrated SoCs, Silicon Labs provides device makers the solutions, support, and ecosystems needed to create advanced edge connectivity applications. Headquartered in Austin, Texas, Silicon Labs has operations in over 16 countries and is the trusted partner for innovative solutions in the smart home, industrial IoT, and smart cities markets. Learn more at www.silabs.com.

Meet the Team 

You’ll join the Modem Verification (IP Verification) team, which ensures the quality and reliability of Silicon Labs’ ASIC IP used in IoT applications. The team focuses on verifying complex digital designs for modem systems, applying advanced verification techniques to guarantee robust performance across real-world wireless scenarios. This critical work helps deliver low-power, high-performance solutions trusted across a wide range of connected devices. 

Responsibilities 

  • Contribute to the verification of ASIC IP blocks used in wireless modem designs for IoT applications. 

  • Develop and maintain verification environments, testbenches, and simulations using Verilog and SystemVerilog. 

  • Support automated testing and verification flows through C programming and scripting. 

  • Analyze simulation results, identify root causes of failures, and debug design or verification issues in collaboration with cross-functional engineering teams. 

  • Participate in verification planning, test development, coverage analysis, and regression execution. 

  • Document verification results, communicate technical findings, and contribute ideas to improve methodologies and workflows. 

  • Collaborate with design, architecture, and software teams to ensure high-quality IP delivery. 

Skills You Need 

Minimum Qualifications 

  • Bachelor’s, Master’s, or PhD degree in Electrical Engineering, Computer Engineering, or a related field. 

  • Experience with Verilog and SystemVerilog for digital design and verification through professional setting, internships, coursework, research, or project work. 

  • Programming and scripting experience in C and scripting languages such as Python, Perl, or similar. 

  • Understanding of digital design fundamentals, computer architecture, VLSI concepts, or embedded systems. 

  • Hands-on experience with simulation, debugging, or FPGA prototyping through academic or internship projects. 

  • Strong analytical, problem-solving, and communication skills. 

The following qualifications will be considered a plus:  

  • Knowledge of UVM (Universal Verification Methodology). 

  • Exposure to ASIC or IP verification methodologies and tools. 

  • Experience debugging complex digital systems and analyzing simulation failures. 

  • Familiarity with digital communication systems or wireless modem architectures. 

  • Prior internship or project experience related to verification, RTL development, or semiconductor design. 

Benefits & Perks   

You can look forward to the following benefits:    

  • Great medical (Choice of PPO or Consumer Driven Health Plan with HSA), dental and vision plans  

  • Highly competitive salary  

  • 401k plan with match and Roth plan option  

  • Equity rewards (RSUs)  

  • Life/AD&D and disability coverage 

  • Flexible spending accounts  

  • Adoption assistance  

  • Back-Up childcare  

  • Additional benefit options (Commuter benefits, Legal benefits, Pet insurance)  

  • Flexible PTO schedule  

  • 3 paid volunteer days per year  

  • Tuition reimbursement  

  • Free downtown parking  

  • Onsite gym 

  • Monthly wellness offerings  

  • Free snacks  

  • Monthly company updates with our CEO 

#LI-MA1   

#LI-Hybrid 

The annualized base pay range for this role is expected to be between $84,000 - $156,000 USD. Actual base pay could vary based on factors including but not limited to experience, geographic location where work will be performed and applicant’s skill set. The base pay is just one component of the total compensation package for employees. Other rewards may include an annual cash bonus, equity package and a comprehensive benefits package.

Silicon Labs is an equal opportunity employer and values the diversity of our employees. Employment decisions are made on the basis of qualifications and job-related criteria without regard to race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status, or any other characteristic protected by applicable law.

Original job Digital Verification Engineer I posted on GrabJobs ©. To flag any issues with this job please use the Report Job button on GrabJobs.
Apply Now
Share Job
Share Job

Auto-Apply to Digital Verification Engineer Jobs with your AI JobCopilot

thunder icon Auto-Apply with AI

Similar Digital Verification Engineer Jobs in the US

GrabJobs is the no1 job portal in the US, connecting you to thousands of jobs fast! Find the best jobs in the US, apply in 1 click and get a job today!

Mobile Apps

Copyright © 2026 Grabjobs Pte.Ltd. All Rights Reserved.