S

Principal FPGA / RTL Design Engineer - Signal Processing

salary Salary :

$165,000 - 250,000 yearly

icon briefcase Job Type : Full Time

Number of Applicants

 : 

000+

Click to reveal the number of candidates who applied for this job.
icon loader
icon loader

Let AI Supercharge Your Job Hunt!

JobCopilot scans 500,000+ company career sites daily to find jobs for you

Never miss an opportunity Save hours by auto-filling applications forms Land more interviews with tailored applications
happy man
thunder iconActivate JobCopilot

Job Description - Principal FPGA / RTL Design Engineer - Signal Processing

THE COMPANY


Silvus Technologies is dedicated to one mission: connecting those who keep us safe. We do so by delivering the most advanced Mobile Ad-hoc Network (MANET) radios powered by our custom and ever-evolving Mobile-Networked MIMO waveform. Together, our radios and waveform provide the vital communications for mission critical applications in the harshest environments from underground tunnels to high altitude balloons.


Silvus StreamCaster® radios are being rapidly adopted by customers all over the world ranging from the U.S Departments of Defense, to International, Federal, State and Local Law Enforcement agencies, all the way to the Super Bowl, Grammys and industry-leading drone, robot, and other unmanned systems manufacturers.


 Wouldn’t you like to join an incredibly talented group of people, doing very challenging work, with the prime directive of “Keeping Our Heroes Connected”?


Silvus’ rapid growth is fueled by a focus on research and innovation and a team of the most passionate, skilled, and creative thinking individuals. If you are looking for a challenging experience, you owe it to yourself to learn how Silvus can provide a rewarding opportunity that creates a pathway to a fulfilling career.

THE OPPORTUNITY


Silvus is seeking a Principal FPGA / RTL Design Engineer- Signal Processing who will report to the Director of FPGA Engineering on the FPGA Engineering team. The successful individual in this role will participate in all aspects of the research and development process from concept to field deployment.  FPGA Design Engineers are responsible for the efficient implementation of novel signal processing algorithms for Silvus' MIMO wireless networking products. In addition, they participate in the support and development of FPGA-based designs for our advanced wireless systems R&D.  These are exciting projects aimed at addressing challenging real-world communication needs. 


This Principal FPGA / RTL Design Engineer position is based at Silvus headquarters in the heart of vibrant West Los Angeles, CA and is on a hybrid schedule.  A minimum of 3 days onsite per week is expected. On-site days are Mondays, Wednesdays, and Thursdays.


The following is a list of at least some of the current essential job functions of the position. Management may assign or reassign duties and responsibilities at any time at its discretion.


ROLE AND RESPONSIBILITIES



  • Working with system engineers and digital design architecting for wireless communication projects, including fixed point design of signal processing blocks.

  • RTL coding, simulation, and test bench development.

  • FPGA synthesis and timing closure.

  • Hardware verification and troubleshooting; familiarity with logic analyzers.

  • Provide support to the RF and Software Engineering Teams.


REQUIRED QUALIFICATIONS



  • Bachelor of Science degree in Electrical Engineering, Computer Science, or related fields.

  • Minimum 10 years of demonstrated experience in RTL design and FPGA implementation; 8 years of experience in RTL design and FPGA implementation with an advanced degree (MS or PhD) in Electrical Engineering, Computer Science, or related fields.

  • Demonstrated experience with fixed point binary arithmetic and digital signal processing (DSP) designs.

  • Deep knowledge of RTL design fundamentals using Verilog and System-Verilog.

  • Proven expertise working with front-end RTL design tools, FPGA synthesis, timing closure, multiple clock-domain and/or high-utilization FPGA designs.

  • Experience with Xilinx FPGAs, SoCs, and the Vivado IDE

  • Must be U.S. Person (U.S. Citizen, or Permanent Resident) due to clients under U.S. federal contracts

  • All employment is contingent upon the successful clearance of a background check.


PREFERRED KNOWLEDGE, SKILLS, AND ABILITIES



  • MS. or Ph.D. degree in Electrical Engineering, Computer Science, or relevant fields.

  • Basic MATLAB skills.

  • Solid knowledge and understanding of scripting languages such as Perl and Python.

  • Strong communication and presentation skills.

  • Experience with wireless communication systems on FPGA or ASIC designs.


WORKING CONDITIONS & PHYSICAL REQUIREMENTS



  • Office environment.

  • Occasional exposure to heat, cold, and allergens while performing tests or demonstrations in the field.

  • While performing the duties of this job, the employee is required to do the following:

    • Lift equipment up to 20 lbs. for the set-up of demonstrations and testing.

    • Perform bending and reaching movements to place items on lower and higher shelves.

    • Kneeling or squatting to access lower shelves.

    • Walking/Moving in the labs



COMPENSATION


The pay range is NOT a guarantee. It is based on market research and peer data, and will vary depending on the candidate’s experience and qualifications.

CA Pay Range

$165,000 - $250,000 USD

NOTE - As a U.S. Federal Contractor, Silvus Technologies requires that ALL candidates being considered for employment for any position (regardless of level) MUST be a U.S. Person (permanent resident or citizen).  Stricter U.S. Citizen ONLY requirements are needed for some Engineering or R&D roles. This generally does NOT apply to International positions; only job postings for positions located in the U.S. Exceptions will be included in the Required Qualifications section of the posted position.


All Employment is contingent upon the successful clearance of a background check.


Silvus is proud to be an equal-opportunity employer, and we value diversity. We do not discriminate on the basis of race, color, age, religion or belief, ancestry, national origin, sex (including pregnancy), sexual orientation, gender identity and/or expression, marital, civil union or domestic partnership status, physical or mental disability, protected veteran status, genetic information, political affiliation, or any other factor protected by applicable federal, state, or local laws.
 
We will ensure that individuals with disabilities are provided reasonable accommodation to participate in the job application or interview process, to perform essential job functions, and to receive benefits and privileges of employment. Please contact us to request accommodation.
 
*Silvus does not accept unsolicited resumes from individual recruiters or third-party recruiting agencies in response to job postings. No fee will be paid to third parties who submit unsolicited candidates directly to Silvus Technologies.

Original job Principal FPGA / RTL Design Engineer - Signal Processing posted on GrabJobs ©. To flag any issues with this job please use the Report Job button on GrabJobs.
Share Job
Share Job

Auto-Apply to Principal FPGA / RTL Design Engineer Jobs with your AI JobCopilot

thunder icon Auto-Apply with AI

Similar Principal FPGA / RTL Design Engineer Jobs in the US

GrabJobs is the no1 job portal in the US, connecting you to thousands of jobs fast! Find the best jobs in the US, apply in 1 click and get a job today!

Mobile Apps

Copyright © 2026 Grabjobs Pte.Ltd. All Rights Reserved.