Principal Layout Designer

Principal Layout Designer page is loaded

Principal Layout Designer

Apply

locations

AZ - Chandler

time type

Full time

posted on

Posted 30+ Days Ago

job requisition id

R207-24

Are you looking for a unique opportunity to be a part of something great? Want to join a 20,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology, Inc.
People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s

nationally-recognized

Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values ; we affectionately refer to it as the

Aggregate System

and it’s won us countless awards for diversity and workplace excellence.
Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability

without a great team dedicated to empowering innovation. People like you.
Visit our careers

page to see what exciting opportunities and company perks

await!
Job Description:
Microchip is seeking an experienced, self-driven, IC layout designer in Chandler AZ (and India Design Center), with proven skills in physical layout of sensitive analog circuits. This position will require floor planning, detailed sensitive signal routing and sensitive logic layout techniques. Support and collaboration with Analog Designers, peers and global teams is essential to successfully complete circuit layouts and meet

schedules.
This layout position requires you to work well in a team environment and collaborate effectively with others, debug and resolve layout related issues to find solutions. Experience with Cadence tools, precision analog layout techniques, physical layout verification are a must.
Expertise in Cadence XL/VXL, Calibre DRC/LVS/Antenna, Design Sync, Unix and Star-RCXT used to develop and deliver physical layout designs for Analog Designers and Integration Design Team.
Job duties include:
Produce custom layouts of analog circuit designs in Virtuoso, following analog layout techniques for sensitive physical layout considerations.
Strong interactive and written communication skills with design engineers is required to achieve efficient circuit performance.
A strong understanding and experience level with physical layout techniques used in extremely sensitive circuits; LDO, BUCK, bandgap voltage reference, ADC, DACs, Oscillators, etc.
Strong understanding of how your physical layout will be integrated into the full product environment and implement layout requirements for all precautionary and protective steps, to ensure proper function of the macro, in full chip
Proactively address and communicate issues impacting productivity and work to resolve roadblocks
Coordinate, conduct and lead layout reviews with peers and Analog Design teams. Have strong understanding of sensitive logic and signals, prune plots and provide visual examples of how logic was drawn.
Effective verbal and written communication skills required. Capable of working and communicating with US team and global teams supporting and completing layout projects
Experience with advance layout in Foundry technologies.
Requirements/Qualifications:
Minimum

Requirements/Qualifications:
Minimum of 10+ year years of experience in custom analog layout and mixed-signal CMOS layout
Mask design certificate and 10+ years
Associate Degree/Integrated Circuit Layout
Linux/Unix
Experience and understanding of layout methodology from initial floor planning to release.
Strong problem-solving skills and debug skills of physical verification and layout issues.
Works well in a team, collaborate, strong written and verbal communication
Strong self-starter, independent layout team member
Excellent written and verbal communication skills
Travel Time:
0% - 25%

Physical Attributes:
Hearing, Seeing, Talking, Works Alone

Physical Requirements:
80% sitting, 10% Standing, 10% Walking, 100% inside

Microchip Technology Inc

is an equal

opportunity/affirmative

action employer. All qualified applicants will receive consideration for employment without regard to sex, gender identity, sexual orientation, race, color, religion, national origin, disability, protected Veteran status, age, or any other characteristic protected by law.

For more information on applicable equal employment regulations, please refer to the EEO is the Law Poster

and the EEO is the Law Poster Supplement . Please also refer to the Pay Transparency Policy Statement .

#J-18808-Ljbffr