T

Senior UVM Digital Verification Engineer Hybrid

icon building Company : Talent Depot
icon briefcase Job Type : Full Time

Number of Applicants

 : 

000+

Click to reveal the number of candidates who applied for this job.
icon loader
icon loader

Let AI Supercharge Your Job Hunt!

JobCopilot scans 500,000+ company career sites daily to find jobs for you

Never miss an opportunity Save hours by auto-filling applications forms Land more interviews with tailored applications
happy man
thunder iconActivate JobCopilot

Job Description - Senior UVM Digital Verification Engineer Hybrid

Senior UVM Digital Verification Engineer – Hybrid
Location: Cambridge, MA
Work Model: Hybrid (Minimum 3 days in office per week)
Employment Type: Full-Time
Seniority Level: Mid-Senior Level
Overview
Our client’s Digital Design Team is seeking a Senior UVM Digital Verification Engineer to develop and apply cutting-edge verification strategies for complex FPGA and ASIC designs. This position offers the opportunity to work on critical systems in embedded security, cryptography, signal and image processing, navigation, and communications.

Key Responsibilities

  • Develop verification and test plans for digital and mixed-signal designs

  • Build and maintain UVM agents and instantiate VIPs for standard/proprietary buses

  • Execute block-level and chip-level UVM testbenches

  • Collaborate with RTL designers to resolve simulation issues

  • Implement and manage cover groups to meet 100% functional/code coverage

  • Lead small teams and mentor junior engineers

  • Analyze technical risks and contribute to system engineering lifecycle activities

  • Translate system requirements into architectural and design decisions

  • Support integration and test activities in a multidisciplinary environment



Requirements

Technical Requirements

  • Fluent in SystemVerilog, including SystemVerilog Assertions (SVA)

  • Deep experience with UVM/UVMF and industry simulators (e.g., Questasim, Xcelium, VCS)

  • Knowledge of protocols such as AXI, DDR3/DDR4

  • Proficiency with scripting languages (e.g., Python, Perl, Bash)

  • Strong background in constrained-random testing and coverage-driven verification

  • Familiarity with formal analysis tools

  • Comfortable working in Linux environments

General Skills

  • Excellent mathematical and problem-solving skills

  • Strong written and verbal communication skills

  • Demonstrated ability to mentor and collaborate across teams

  • Ability to work independently and manage changing priorities

  • Skilled in using MBSE tools (e.g., SysML) and simulation platforms (MATLAB/Simulink)

Education & Experience

  • Bachelor's degree in Aerospace, Electrical, Mechanical, or related engineering field (Master’s preferred)

  • 5–15 years of experience in digital verification, system analysis, or a related field

  • Experience integrating modeling tools and developing multi-domain models

Additional Requirements

  • Applicants must be U.S. citizens or permanent residents

  • Must be able to obtain and maintain a government security clearance

Job Details

  • Experience Required: 5–15 years

  • Work Schedule: Full-time, hybrid (3+ days in office)

  • Location: Cambridge, MA

  • Number of Openings: 1



Original job Senior UVM Digital Verification Engineer Hybrid posted on GrabJobs ©. To flag any issues with this job please use the Report Job button on GrabJobs.
Share Job
Share Job

Auto-Apply to Digital Verification Engineer Jobs with your AI JobCopilot

thunder icon Auto-Apply with AI

Similar Digital Verification Engineer Jobs in the US

GrabJobs is the no1 job portal in the US, connecting you to thousands of jobs fast! Find the best jobs in the US, apply in 1 click and get a job today!

Mobile Apps

Copyright © 2026 Grabjobs Pte.Ltd. All Rights Reserved.