SMTS Design Engineer, Pathfinding

Contributing to the development of new product opportunities by assisting with the overall design, layout, and optimization of Memory/Logic/Analog circuits Performing circuit modeling, sensitivity analyses, and assisting in developing validation through widely recognized simulation software and tools Designing on-silicon test chips and leading required tape-out revisions Coordinating and collaborating with the layout team, including floor-planning, placement, and routing Performing verification processes with modeling and simulation using industry-standard simulators Demonstrated experience in mix-signal, digital, or analog IC design and development for volatile or nonvolatile memory technology. Proven experience in IC design with exposure to Regulator, Charge Pump, Oscillator, Current reference, Bandgap, and Comparator design experience is required. Exposure to modeling and simulation of ICs using SPICE and Verilog. 7+ years of demonstrated ability communicating with technical and non-technical team members across a large organization. BSEE or MSEE in Electrical Engineering with a minimum of 10 years of relevant Semiconductor Manufacturing experience MSEE + 10 years' post graduate mix-signal or analog IC design experience 10+ years of exposure to circuit debugging in collaboration with other engineering teams. Proficiency with UNIX and CADENCE design environment (Simulation, Schematic entry, SPF extraction).