M

Sr Layout Engineer, DDEG

icon briefcase Job Type : Full Time

Number of Applicants

 : 

000+

Click to reveal the number of candidates who applied for this job.
icon loader
Apply Now
icon loader Apply Now

Let AI Supercharge Your Job Hunt!

JobCopilot scans 500,000+ company career sites daily to find jobs for you

Never miss an opportunity Save hours by auto-filling applications forms Land more interviews with tailored applications
happy man
thunder iconActivate JobCopilot

Job Description - Sr Layout Engineer, DDEG

Design and Development: Create layout designs for critical circuits, ensuring compliance with process rules and schematic intent. Work closely with Design, Process, and CAD engineers to deliver solutions from floorplan through final design. Layout Verification: Perform verification tasks such as LVS (Layout vs. Schematic), DRC (Design Rule Check), and quality checks. Continuously improve verification tools and methodologies to ensure high‑quality layouts. Methods, Automation & Documentation: Tackle ambiguous problems; prototype solutions without a playbook; then codify them into guides/SOPs and share with the team. Contribute scripts (e.g., SKILL/Python) and layout method improvements to advance automation and drive measurable productivity gains. Integrate automated layout solutions to shape the future of layout design. On‑Time Delivery: Coordinate with global partners to meet predictable schedules and support tapeout/mask generation processes. Deliver block‑level layouts within specified timelines while maintaining quality standards. Project Management: Lead layout planning for assigned blocks or sub‑projects; coordinate priorities, provide guidance to other engineers, and ensure schedule alignment. Mentor team members on layout techniques, verification protocols, and tool usage. Bachelor's Degree or equivalent experience in Electrical/Computer Engineering (or related). Familiarity in layout tools and methodologies, including Cadence Virtuoso VXL and Calibre for DRC/LVS/Verifications. Exposure to semiconductor custom/memory/analog layout. Solid understanding of CMOS processes, design rules, and layout‑dependent effects. Proven problem‑solving in ambiguity with high attention to detail and quality. 3+ years of semiconductor custom/memory/analog layout experience with demonstrated block/project leadership, including mentoring and schedule management. DRAM/LPDDR/HBM memory product layout background Scripting (SKILL, Python) and experience building methodology/automation. Strong collaboration skills across global, multi-functional teams; excellent written documentation abilities.
Original job Sr Layout Engineer, DDEG posted on GrabJobs ©. To flag any issues with this job please use the Report Job button on GrabJobs.
Apply Now
Share Job
Share Job

Auto-Apply to Sr Layout Engineer Jobs with your AI JobCopilot

thunder icon Auto-Apply with AI

Similar Sr Layout Engineer Jobs in the US

GrabJobs is the no1 job portal in the US, connecting you to thousands of jobs fast! Find the best jobs in the US, apply in 1 click and get a job today!

Mobile Apps

Copyright © 2026 Grabjobs Pte.Ltd. All Rights Reserved.