Logo-of-Uniconnect-hiring-for-jobs-in-Singapore-on-GrabJobs

ASIC Verification Engineer

Job Description - ASIC Verification Engineer

  • As design verification engineer, you would be part of a passionate verification team that is constantly pushing the limits – developing and deploying state -of -the -art verification methodologies in ever -increasing design complexities, from UVM, C/C++ co -simulation, system emulation to mixed -mode simulation & formal verification. The goal is simple – to achieve zero -defect with the best and smartest approach to the large verification space.


Requirements


Requirements

  • Experience in UVM verification methodology.
  • Disciplined, quality -minded, and highly driven for excellence.
  • Excellent team player and good communication skills.
  • MSEE/BSEE in Electrical Engineering or Computer Engineering, with 8 years of relevant experience, but are open to fresh graduates with outstanding results.
  • Candidates with relevant experiences would be offered as Senior or Staff, taking on higher responsibilities.
  • Experience in video processing and video analytics is a plus.
  • Passionate and strong in general programming is a plus.


Original job ASIC Verification Engineer posted on GrabJobs ©. To flag any issues with this job please use the Report Job button on GrabJobs.
Share Job
Share Job

Similar Verification Engineer Jobs in Singapore

GrabJobs is the no1 job portal in Singapore, connecting you to thousands of jobs fast! Find the best jobs in Singapore, apply in 1 click and get a job today!

Mobile Apps

Copyright © 2026 Grabjobs Pte.Ltd. All Rights Reserved.